PIC16F872T-E/SO【PDF 4/167 页】IC MCU CMOS 20MHZ 2K FLSH 28SOIC

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录3887

1页 2页 3页 [4页]5页 6页 7页 8页

101

8048C–AVR–02/12

ATtiny43U

tem clock frequency (f

ExtClk < fclk_I/O/2) given a 50/50% duty cycle. Since the edge detector uses

sampling, the maximum frequency of an external clock it can detect is half the sampling fre-

quency (Nyquist sampling theorem). However, due to variation of the system clock frequency

and duty cycle caused by Oscillator source (crystal, resonator, and capacitors) tolerances, it is

recommended that maximum frequency of an external clock source is less than f

clk_I/O/2.5.

An external clock source can not be prescaled.

Figure 13-2. Prescaler for Timer/Countern

Note:

1. The synchronization logic on the input pins (

Tn) is shown in Figure 13-1 on page 100.

13.3

Register Description

13.3.1

GTCCR – General Timer/Counter Control Register

Bit 7 – TSM: Timer/Counter Synchronization Mode

Writing the TSM bit to one activates the Timer/Counter Synchronization mode. In this mode, the

value that is written to the PSR10 bit is kept, hence keeping the Prescaler Reset signal asserted.

This ensures that the Timer/Counter is halted and can be configured without the risk of advanc-

ing during configuration. When the TSM bit is written to zero, the PSR10 bit is cleared by

hardware, and the Timer/Counter start counting.

Bit 0 – PSR10: Prescaler Reset Timer/Counter

When this bit is one, the Timer/Counter prescaler will be reset. This bit is normally cleared imme-

diately by hardware, except if the TSM bit is set.

PSR10

Clear

clk

clk

I/O

Synchronization

CSn0

CSn1

CSn2

TIMER/COUNTERn CLOCK SOURCE

Bit

0x23 (0x43)

TSM

–

PSR10

GTCCR

Read/Write

R/W

Initial Value

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式